## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:		) Examiner: Not yet assigned
	Jun-Fei Zheng et al.	) Art Unit: Not yet assigned
Serial No.:	Not yet assigned	)
Filed:	Herewith	Express Mail" mailing label number: EL821774555 (15) Pate of Deposit: Expressly 1, 3203
For: WORK FUNCTION TUNING FOR MOSFET GATE ELECTRODES		hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Lead Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231
Assistant Commissioner for Patents and Trademarks Washington, D.C. 20231		(Typed or printed name of person mailing paper or fee)  (Signature of person mailing paper or fee)  (Date signed)

## FORMAL DRAWINGS SUBMISSION

Enclosed herewith for submission in the United States Patent and Trademark Office are five (5) sheets of formal drawings for the patent application referenced above.

If there are any further charges please charge them to Deposit Account No. 02-2666. A duplicate of this sheet is enclosed for that purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 2-/6, 2002

Michael A. Bernadicou

Reg. No. 35,934

12400 Wilshire Boulevard Seventh Floor Los Angeles, California 90025-1026 (408) 720-8300

Fig. 1




Fig. 2






Fig. 3



## Vt (v) for various gate stack with different TiN thickness






Fig.5

Quasi Static/High Frequency Capacitor Voltage Curves for A I/20A\_TIN/50A Oxide Gate Stack




Fig.6

